Automatic Placement of Micropipeline Standard Cells

نویسنده

  • Alaaeldin Amin
چکیده

A new algorithm for automated standard cell placement of asynchronous Micropipeline designs has been developed. The resulting placement solutions are targeted to meet all bundled-data timing constraints while providing efficient chip areas. The placement algorithm utilizes the simulated evolution iterative heuristic. The cost function is a weighted sum of an area factor and a timing factor. Results of five experimental circuits show that full routability with reasonably efficient areas are possible. Key-Words: Asynchronous systems; Micropipelnes; Automatic placement and routing; Stochastic Evolution.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Synthesizing Asynchronous Micropipelines with Design Compiler

We present an asynchronous micropipeline synthesis flow supporting conventional synthesizable HDL specifications. Using Synopsys Design Compiler as the front-end interfacing behavior specification, the synthesis core and the final netlist front-end ensures easy integration into conventional design flow. With our RTL to micropipeline re-implementation engine in the backend, conventional HDL spec...

متن کامل

A Fast Two-phase Micropipeline Control Wrapper for Standard Cell Implementation

A fast control wrapper for a micropipeline with two-phase control is presented. The wrapper is implemented in an Artisan 0.13µ commercial standard library that has not been augmented with any special cells for asynchronous design. The wrapper is approximately 25% faster than a more traditional approach that uses a Muller C-element. Introduction: Micropipelines [1] use control logic wrapped arou...

متن کامل

An Improved Standard Cell Placement Methodology using Hybrid Analytic and Heuristic Techniques

In recent years, size of VLSI circuits is dramatically grown and layout generation of current circuits has become a dominant task in design flow. Standard cell placement is an effective stage of physical design and quality of placement affects directly on the performance, power consumption and signal immunity of design. Placement can be performed analytically or heuristically. Analytical placer...

متن کامل

Built-In Self-Testing of Micropipelines

Abstract The micropipeline approach offers a good engineering framework to design complex asynchronous VLSI circuits. An asynchronous ARM6 microprocessor (AMULET1), implemented using a two-phase signalling protocol, has proved the practical feasibility of the micropipeline design approach. A built-in self-test (BIST) micropipeline design based on an asynchronous BILBO register is presented in t...

متن کامل

An Instruction Buffer for a Low-Power DSP

An architecture for a low-power asynchronous DSP has been developed, for the target application of GSM (digital cellphone) chipsets. A key part of this architecture is an instruction buffer which both provides storage for prefetched instructions and performs hardware looping. This requires low latency and a reasonably fast cycle time, but must also be designed for low power. A design is present...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2008